		CBCS SCHEME	
USN	1		18CS34
		Third Semester B.E. Degree Examination, July/August 2021	
		Computer Organization	
Tir	ne: í	3 hrs. Max. Marl	ks: 100
		Note: Answer any FIVE full questions.	
1		With part block discusses avelain the basis according leases to a far according to	
1	а. b. c.	Write basic performance equation and explain and define the terms involved in it. (What is an Addressing mode? Explain the following addressing modes with one exactly addressing modes with one exactly addressing modes with one exactly addressing modes with a second se	
2	a. b.	Register $R_1$ and $R_2$ of computer contain the decimal values 1200 and 4600. What is Address (EA) of the memory operand in each of the following instructions? i) Load 20 ( $R_1$ ), $R_5$ ii) Move # 3000, $R_5$ iii) Store 30 ( $R_1$ , $R_2$ ), $R_5$	A program e location 000, 2004 V = 56H, G = 47H, <b>05 Marks</b> )
2	c.	Explain Logical shift and Rotate instructions with examples.	10 Marks)
3	a. b.	With neat diagram, explain Centralized bus arbitration and distributed bus arbitratic	
	c.		08 Marks) 06 Marks)
4	a. b.	Define Interrupt. With example, explain the concept of interrupt. What are the of incurred in handling interrupt? (With neat diagram, explain the synchronous bus transfer during an input operation.	overheads 06 Marks)
	о. с.		08 Marks) 06 Marks)
5	a.		penalty.
	b.	With a neat diagram, explain the internal organisation of a $2M \times 8$ dynamic memory	04 Marks) y chip. (10 Marks)
	c.	With a neat diagram, explain the memory hierarchy with respect to speed, size and	
6	a.		OM cell. (08 Marks)
	b.	What is Memory Mapping? With neat diagram explaini) Direct mappingii) Set Associative mapping.	(12 Marks)
		1 of 2	

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

1 of 2

- 7 a. Perform following operations on the 5 bit signed numbers using 2's complement representation system. Also indicate whether the overflow has occurred.

  i) (-9) + (-7)
  ii) (+7) (-8).

  b. With neat diagram, explain 4 bit carry look ahead adder.
  c. Perform multiplication for -13 and + 9. Using Booth's Algorithm.
  (08 Marks)
  (08 Marks)
- 8 a. Design a logic circuit to perform addition / subtraction of two 'n' bit numbers X and Y.

(04 Marks)

- b. Perform the division of numbers 8 by 3 (8÷3) using Restoration Division method. (08 Marks)
- c. With neat diagram, explain Register configuration for sequential multiplication. (08 Marks)
- 9 a. With a neat diagram, explain Single bus organisation of data path inside a processor.

(10 Marks)

(06 Marks)

- b. What are the actions required to Excuse a complete instruction. Add (R<sub>3</sub>), R<sub>1</sub>. Give the control sequence for execution of instruction Add (R<sub>3</sub>), R<sub>1</sub>. (10 Marks)
- a. With neat diagram, explain the Microprogrammed Control method for design of control unit and write the micro routine for the instruction Branch < 0. (10 Marks)</li>
   b. Bring out the difference between Microprogrammed control and Hard wired control. (04 Marks)
  - c. With neat diagram, explain 4 Stage pipeline.